Description The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus aro.

x 4-word burst capability (interleaved or linear) x Individual byte write (BW1 - BW4) control (May tie active) x Three c.

The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBTTM,.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts